Stabilizing Phase-Clocks
نویسندگان
چکیده
This note considers the problem of synchronizing a network of digital clocks: the clocks all run at the same rate, however, an initial state of the network may place the clocks in arbitrary phases. The problem is to devise a protocol to advance or retard clocks so that eventually all clocks are in phase. The solutions presented in this note are protocols in which all processes are identical and use a constant amount of space per process. One solution is a deterministic protocol for a tree network; another solution is a probabilistic protocol for a network of arbitrary topology.
منابع مشابه
Phase Clocks for Transient Fault Repair
Phase clocks are synchronization tools that implement a form of logical time in distributed systems. For systems tolerating transient faults by self-repair of damaged data, phase clocks can enable reasoning about the progress of distributed repair procedures. This paper presents a phase clock algorithm suited to the model of transient memory faults in asynchronous systems with read/write regist...
متن کاملAnalysis of atom-interferometer clocks
We analyze the nature and performance of clocks formed by stabilizing an oscillator to the phase difference between two paths of an atom interferometer. The phase evolution has been modeled as being driven by the proper-time difference between the two paths, although it has an ambiguous origin in the nonrelativistic limit and it requires a full quantum-field-theory treatment in the general case...
متن کاملA Novel Mechanism Controlling Resetting Speed of the Circadian Clock to Environmental Stimuli
Many aspects of mammalian physiology are driven through the coordinated action of internal circadian clocks. Clock speed (period) and phase (temporal alignment) are fundamental to an organism's ability to synchronize with its environment. In humans, lifestyles that disturb these clocks, such as shift work, increase the incidence of diseases such as cancer and diabetes. Casein kinases 1δ and ε a...
متن کاملMaintaining Digital Clocks In StepAnish
A system of simultaneously triggered clocks is designed to be stabilizing: if the clock values ever diier, the system is guaranteed to converge to a state where all clock values are identical, and are subsequently maintained to be identical. For an N-clock system, the design uses N registers of 2 log N bits each and guarantees convergence to identical values within N 2 \triggers".
متن کاملMaintaining Digital Clocks In StepAnish ARORA
A system of simultaneously triggered clocks is designed to be stabilizing: if the clock values ever diier, the system is guaranteed to converge to a state where all clock values are identical, and are subsequently maintained to be identical. For an N-clock system, the design uses N registers of 2 log N bits each and guarantees convergence to identical values within N 2 \triggers".
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Inf. Process. Lett.
دوره 54 شماره
صفحات -
تاریخ انتشار 1995